


<b>PREPARED BY :</b> 制作人 ::HJW 日期: 2025-03-27	 <p><b>EASYQUICK</b></p> <p><b>TECHNOLOGY</b></p> <p>SPECIFICATION</p> <p>深圳市易快来科技股份有限公司</p>	<b>SPEC No:</b> (规格型号: ) <b>EQT630BRD343G</b>
<b>R&amp;D APPROVED BY:</b> 审核:GJM 日期: 2025-03-27		<b>FILE No :</b> (档案编号 : ) <b>EQ2025032701</b>
<b>QC APPROVED BY:</b> 确认: WPC 日期: 2025-03-27		<b>ISSUE (日期)</b> <b>2025-03-27</b>  <b>PAGE (页码)</b> <b>17</b>
<b>APPLICABLE DIVISION</b> (适用范围)  <input checked="" type="checkbox"/> LCD DIVISION <input checked="" type="checkbox"/> 液晶模组		

For **1080\*2340**TFT LCD Module Model No

# EQT630BRD343G

## SPEC

**Customer side signature (客户方签名)**

部门 \ 签名	<b>Acknowled-ge</b> (承认人)	<b>Date (日期)</b>	<b>Remarks (备注)</b>
<b>Structure</b> (结构)			
<b>Electronics</b> (电子)			
<b>Item</b> (项目)			
<b>Quality</b> (品质)			

**EASYQUICK TECHNOLOGY**

(易快来科技)

PEC No.	MODEL No.	Revised	PAGE
EQ2025032701	EQT630BRD343G	Ver01	1



## 1. Application (应用)

This data sheet is to introduce the specification of **EQT630BRD343G** active matrix **16.7M** color TFT LCD module.

Main color LCD module is controlled by Driver IC **TD4330**.

If any problem occurs concerning the items not stated in this specification, it must be solved sincerely by both parties after deliberation.

As to basic specification of driver IC refer to the IC specification and handbook.

本规格书是为了介绍 **EQT630BRD343G** 有源矩阵 **16.7M** 彩色 TFT LCD 模块的规格。

主彩色液晶显示模块由驱动芯片 **TD4330** 控制

本规范未尽事宜如有问题，双方必须认真协商解决。

驱动 IC 的基本规格参照《IC 规格书》和相关《手册》。

## 2. Construction and Outline (结构与大纲)

Construction: LCD panel, Driver (COG), FPC with electric components, **18** White LED lump, prism sheet, diffuser, light guide and reflector, plastic frame to fix them mechanically.

There shall be no scratches, stains, chips, distortions and other external drawbacks that may affect the display function.

In order to realize thin module structure, double-sided adhesive tapes are used to fix LCD panels. As these tapes do not guarantee to permanently fix the panels, LCD panel may rise from the module when shipped from factory.

So please make sure to design the system to hold the edges of LCD panel by the soft material such as sponge when LCD module is assembled into the cabinet.

结构:液晶面板，驱动或 COG，带电子元件的 FPC，**18** 个白光 LED 块，棱镜片，扩散器，导光器和反射器，塑料框架机械固定。

不应有可能影响显示功能的划痕、污迹、芯片、畸变等外部缺陷。

为了实现薄型模块结构，采用双面胶带固定液晶面板。由于这些胶带不能保证永久有效固定面板，LCD 面板在出厂时可能会从模块内移动。

所以在液晶模块组包装和进柜时，请务必将包装结构设计成用海绵等软材料支撑液晶面板的边缘。

PEC No.	MODEL No.	Revised	PAGE
EQ2025032701	EQT630BRD343G	Ver01	2



### 3. Mechanical Specification (参数规格)

No.	Item	Contents	Unit
1	Screen size (屏幕尺寸)	6.3 inch	/
2	Display mode (显示模式)	Normally black	/
3	View Angle (视角)	FULL VIEW	/
4	Display format (分辨率)	1080*2340	/
5	Outline Dimensions (外形尺寸)	72.90(W)×157.15(H)×2.29(D)	mm
6	Active area (显示范围)	67.07(H)×145.31(V)	mm
7	Pixel size(像素)	0.0207(H) x 0.0621 (V)	mm
8	Interface type (接口类型)	MIPI 4 lane	/
9	Color Depth (颜色深度)	16.7M	/
10	Module power consumption (模组功耗)	TBD	W
11	Back light type (背光类型)	LED	/
12	Driver IC (驱动 IC)	TD4330	/
13	Weight (重量)	TBD	G

Note 1: Not include FPCs & Bezel extrude structure.

备注 1: 不包括排线和面板构造

### 4. ABSOLUTE MAXIMUM RATINGS(绝对最高额定值)

Item	Symbol	Min.	Max.	Unit	Note
I/O logic voltage (I/O 逻辑电压)	IOVCC	-0.3	2.3	V	
Supply voltage (供电电压)	VSP	-0.3	6.2	V	
Supply voltage (供电电压)	VSN	-6.2	0.3	V	
Operation temperature (运行温度)	Top	-20	+70	°C	
Storage temperature (储存温度)	Tst	-30	+80	°C	



## 5. ELECTRICAL CHARACTERISTICS (电气特性)

### 5.1 TFT DC CHARACTERISTICS(at Ta=25°C)

#### TFT 直流特性(at Ta=25°C)

Item	Symbol	Min.	Typ.	Max.	Unit	Note
Power supply input voltage (电源输入电压)	VDD	-	-	-	V	
I/O logic voltage (I/O 逻辑电压)	VDDIO	1.65	1.8	1.95	V	
Input voltage 'H' level (输入电压高水平)	VIH	0.7VDDIO	-	VDDIO	mV	
Input voltage 'L' level (输入电压低水平)	VIL	0	-	0.3VDDIO	mV	
Power supply current (电源电流)	IVDD	-	-	-	mA	
I/O logic voltage current (I/O 逻辑电压电流)	IVDDIO	-	TBD	-	mA	
TFT gate on voltage (TFT门打开电压) / Input positive voltage(输入正极电压)	AVDD	4.5	5.6	6.0	V	
TFT gate off voltage (TFT门关闭电压) / Input Negative voltage(输入负极电压)	AVEE	-6.0	-5.6	-4.5	V	
TFT input common mode voltage (TFT输入共模电压)	VCOM	-	-	-	V	Note1

Note1 : The value is just the reference value. The customer can optimize the setting value by the different D-IC

Vcom must be adjusted to optimize display quality, as Crosstalk and Contrast Ratio etc..

备注：该值只是参考值，应用于不同的驱动芯片需要优化设定值，VCOM 必须进行调整来优化显示质量，比如串扰、对比度等

## 5. 2 LED back light (背光灯)

At main panel the back light uses 18 pcs edge light type white LED.

在背光的主面板用 18 颗白色 LED 灯

Table 4 (表 4)

Parameter (参数)	Symbol (样品)	Min. (最小值)	Typ. (标准值)	Max. (最大值)	Unit (单位)	Remark (备注)
LED Voltage (LED 电压)	VLED	25.2	27	28.8	V	
LED Current (LED 电流)	ILED	-	40	-	mA	
Power Consumption (电功率)	WLED	-	1080	-	mW	
Connection Type(Serial/Parallel/Other) 连接类型(串联/并联/其他)	9S2P LEDs					

### Note:

\*18 pcs of LED

\*Please consider Allowable Forward Current on used temperature

\*18 颗灯

\* 请考虑允许范围内的正向电流的使用温度




Fig.1\*Schematics drawing of lighting (绘制照明图 图.1)



## 6. Interface signals (接口信号)

Pin No.	LCD 接口 pin 定义	LCD 接口说明
1	GND	地
2	D3P	MIPI_数据线
3	D3N	MIPI_数据线
4	GND	地
5	D2P	MIPI_数据线
6	D2N	MIPI_数据线
7	GND	地
8	D1P	MIPI_数据线
9	D1N	MIPI_数据线
10	GND	地
11	D0P	MIPI_数据线
12	D0N	MIPI_数据线
13	GND	地
14	TCP	MIPI_时序线
15	TCN	MIPI_时序线
16	GND	地
17	GND	地
18	GND	地
19	GND	地
20	GND	地
21	GND	地
22	VDDIO_1.8V	电源=1.8V
23	AVDD_5.8V	电源=+5.8V
24	AVEE_-5.8V	电源=-5.8V
25	LEDK1	背光负极 1
26	LEDK2	背光负极 2
27	LEDA	背光正极
28	GND	地
29	GND	地
30	LCD_RESET	LCD 复位
31	LCD_TE	LCD_TE
32	GND	地
33	LCD_ID(NC)	NC
34	I2C_SCL	TP 时序=1.8V
35	I2C_SDA	TP 数据=1.8V



36	TP_RESET	TP 复位=1.8V
37	TP_INT	TP 中断=1.8V
38	GND	地
39	TP_IOVCC	NC
40	TP_VCC(3.0V)	NC

## 7. AC CHARACTERISTICS (交流特性)

Table 32. DC characteristics

Item	Symbol	Unit	Test Condition	Minimum	Typical	Maximum	
DSI-2 D Option current consumption (DPHYVCC-GND) (D option)	High-speed (HS) mode	$I_{HS}$	mA	IOVCC = 1.800V, DPHYVCC = 1.800V, DSI-2 4 lanes, fDSICLK = 675 MHz, DSI-2 data: 24'h000000 Ta = 25 °C	-	-	10 (TBD)
	Low power (LP) mode	$I_{LP}$	μA	IOVCC = 1.800V, DPHYVCC = 1.800V, Clock lane = LP11, Data lane = LP11, Ta = 25 °C	-	-	250 (TBD)
	Deep Standby mode	$I_{DST\_DP}$	μA	IOVCC = 1.800V, DPHYVCC = 1.800V, Ta = 25 °C	-	1 (TBD)	5 (TBD)
DSI-2 C Option current consumption (DPHYVCC-GND) (C option)	High-speed (HS) mode	$I_{HS}$	mA	IOVCC = 1.800V, DPHYVCC = 1.800V, DSI-2 3 lanes, SYMBOL RATE = 1.2Gsps, DSI-2 data: 24'h000000 Ta = 25 °C	-	-	TBD
	Low power (LP) mode	$I_{LP}$	μA	IOVCC = 1.800V, DPHYVCC = 1.800V, Clock lane = LP111, Data lane = LP111, Ta = 25 °C	-	-	TBD
	Deep Standby mode	$I_{DST\_DP}$	μA	IOVCC = 1.800V, DPHYVCC = 1.800V, Ta = 25 °C	-	TBD	TBD

### 17.4. Step-up Circuit Characteristics

Table 33. Step-up circuit characteristics

Item	Symbol	Unit	Test Condition	Minimum	Typical	Maximum
Step-up output voltage	VGH	V	Ta = 25 °C, VSP = 5.60V, VSN = -5.60V, VC2 = 4'hC, VC3 = 4'h9, VLM2 = 6'h14, BT2 = 1'h0, Iload = -3 mA (TBD)	7.60 (TBD)	8.00 (TBD)	-
	VGL	V	Ta = 25 °C, VSP = 5.60V, VSN = -5.60V, VC2 = 4'hC, VC3 = 4'h9, VLM3 = 6'h14, BT3 = 1'h0, Iload = +3 mA (TBD)	-	-8.00 (TBD)	-7.60 (TBD)



## 17.5. Clock Characteristics

Table 34. Clock characteristics

Item	Symbol	Unit	Test Condition	Minimum	Typical	Maximum
Oscillation clock	fosc	MHz	IOVCC = 1.8V	67.9 (TBD)	70.0 (TBD)	72.1 (TBD)

## 17.6. Reset Timing Characteristics

Table 35. Reset timing characteristics

Item	Symbol	Unit	Test Condition	Minimum	Typical	Maximum
Reset low-level width1	tRW1	$\mu$ s	Power supply on	3000 (TBD)	—	—
Reset low-level width2	tRW2	$\mu$ s	Operation	1000 (TBD)	—	—
Reset low-level width3	tRW3	$\mu$ s	Power supply on	0 (TBD)	—	—
Reset low-level width4	tRW4	$\mu$ s	Power supply on	0 (TBD)	—	—
Reset time (Sleep IN)	tRT1	ms	—	—	—	20 (TBD)
Noise reject width	tRESNR	$\mu$ s	—	—	—	1 (TBD)




Figure 16. Reset reject pulse width




Figure 17. Reset timing characteristics at power supply on




Figure 18. Reset timing in Sleep In




Figure 19. Reset timing in Sleep Out

**Note:** Ask your Synaptics sales representative for a custom datasheet appendix for details of the power on/off sequence.

Table 36. Liquid crystal driver output characteristics

Item	Symbol	Unit	Test Condition	Minimum	Typical	Maximum
Source driver output delay time*	tdds	$\mu\text{s}$	IOVCC = 1.8V, , Ta = 25 °C, VSP = 5.60V, VSN = -5.60V, Reached voltage: defined grayscale voltage $\pm 35$ mV VPL = 7'h2B, VNL = 7'h2B Load resistor R = 4 k $\Omega$ Load capacitance C = 30 pF	—	—	1.2 (TBD)

\* The LCD driver output delay time depends on the load on the liquid crystal panel. Therefore, the frame frequency and one-line cycle must be specified. Check the image quality on the panel to be used.




Figure 20. Liquid crystal driver output timing




Figure 21. Load circuit for testing LCD driver output characteristics



## 17.8. MIPI D-PHY Characteristics

Table 37. MIPI D-PHY characteristics

Item	Symbol	Unit	Test Condition	Minimum	Typical	Maximum	
HS-RX	Differential input high threshold	VIDTH	mV	IOVCC = DPHYVCC = 1.65V ~ 1.95V	-	-	70
	Differential input low threshold	VIDTL	mV	IOVCC = DPHYVCC = 1.65V ~ 1.95V	-70	-	-
	Single-ended input low voltage	VILHS	mV	IOVCC = DPHYVCC = 1.65V ~ 1.95V	-40	-	-
	Single-ended input high voltage	VIHHS	mV	IOVCC = DPHYVCC = 1.65V ~ 1.95V	-	-	460
	Common-mode voltage HS receive mode <sup>1</sup>	VCMRX(DC)	mV	IOVCC = DPHYVCC = 1.65V ~ 1.95V	70	-	330
	Differential input impedance <sup>2</sup>	ZID	Ω	IOVCC = DPHYVCC = 1.65V ~ 1.95V	-	100	-
LP-RX	Logic 0 input voltage not in ULP State	VIL	mV	IOVCC = DPHYVCC = 1.65V ~ 1.95V	-50	-	550
	Logic 1 input voltage	VIH	mV	IOVCC = DPHYVCC = 1.65V ~ 1.95V	880	-	1350
	I/O leakage current	ILEAK	μA	Vin = -50 mV ~ 1350 mV	-10	-	10
LP-TX	Thevenin output low level	VOL	mV	IOVCC = DPHYVCC = 1.65V ~ 1.95V	-50	-	50
	Thevenin output high level	VOH	V	IOVCC = DPHYVCC = 1.65V ~ 1.95V	1.1	1.2	1.3
	Output impedance of LP transmitter <sup>2</sup>	ZOLP	Ω	IOVCC = DPHYVCC = 1.65V ~ 1.95V	110	-	-
CD-RX	Logic 0 contention threshold	VILCD	mV	IOVCC = DPHYVCC = 1.65V ~ 1.95V	-	-	200
	Logic 1 contention threshold	VIHCD	mV	IOVCC = DPHYVCC = 1.65V ~ 1.95V	450	-	-

1. VCMRX (DC) = (VDP + VDN)/2
2. Excluding COG resistance (contact resistance and ITO wiring resistance).

Table 38. MIPI D-PHY host characteristics

Item	Symbol	Unit	Test Condition	Minimum	Typical	Maximum	
HS-TX	Differential output voltage	VOD	mV	IOVCC = DPHYVCC = 1.65V ~ 1.95V	140	200	270

Note: This SPEC is the HS-TX SPEC. Use the host in conformity with this specification.



### 17.8.1. MIPI D-PHY HS-RX Clock and Data-Clock Specifications

Table 39. MIPI D-PHY HS-RX clock and data-clock specifications

Item	Symbol	Unit	Test Condition	Minimum	Typical	Maximum	Footnote
DSICLK frequency	fDSICLK	MHz	IOVCC = DPHYVCC = 1.65 ~ 1.95V	250	–	675	1
DSICLK cycle time	tCLKP	ns	IOVCC = DPHYVCC = 1.65 ~ 1.95V	1.6	–	4	1
DSI data transfer rate	tDSIR	Mbps	IOVCC = DPHYVCC = 1.65 ~ 1.95V	500	–	1350	1
Data to clock setup time	tSETUP	UI	IOVCC = DPHYVCC = 1.65 ~ 1.95V	0.15	–	–	1, 3
		ns	DSI transfer rate $\leq$ 1000Mbps	0.15	–	–	1, 2, 3
		UI	IOVCC = DPHYVCC = 1.65 ~ 1.95V	0.2	–	–	1, 3
		ns	DSI transfer rate > 1000Mbps	0.15	–	–	1, 2, 3
Clock to data hold time	tHOLD	UI	IOVCC = DPHYVCC = 1.65 ~ 1.95V	0.15	–	–	1, 3
		ns	DSI transfer rate $\leq$ 1000Mbps	0.15	–	–	1, 2, 3
		UI	IOVCC = DPHYVCC = 1.65 ~ 1.95V	0.2	–	–	1, 3
		ns	DSI transfer rate > 1000Mbps	0.15	–	–	1, 2, 3

1. Minimum 110 mV/-110 mV HS differential swing is required for display data transfer.
2. tSETUP/tHOLD Time are measured without HS-TX jitter.
3. Minimum tSETUP/tHOLD Time is 0.15 UI or 0.20 UI. This value may change according to the DSI transfer rate.



Table 40. MIPI D-PHY LP-RX/TX clock and data-clock specifications

Item	Symbol	Unit	Test Condition	Minimum	Typical	Maximum
Time to drive LP-00 to prepare for HS transmission	$T_{HS-PREPARE}$	ns	IOVCC = DPHYVCC = 1.65 ~ 1.95V	$40 \text{ ns} + 4 \cdot UI$	-	$85 \text{ ns} + 6 \cdot UI$
$T_{HS-PREPARE}$ + time to drive HS-0 before the sync sequence	$T_{HS-PREPARE} + T_{HS-ZERO}$	ns	IOVCC = DPHYVCC = 1.65 ~ 1.95V	$145 \text{ ns} + 10 \cdot UI$	-	-
Time to drive flipped differential state after last payload data bit of a HS transmission burst <sup>1,2</sup>	$T_{HS-TRAIL}$	ns	IOVCC = DPHYVCC = 1.65 ~ 1.95V	Maximum ( $n \cdot 8 \cdot UI$ , $60 \text{ ns} + n \cdot 4 \cdot UI$ )	-	-
Time to drive LP-11 after a HS burst	$T_{HS-EXIT}$	ns	IOVCC = DPHYVCC = 1.65 ~ 1.95V	100	-	-
Time to drive LP-00 after a turnaround request	$T_{TAGO}$	ns	IOVCC = DPHYVCC = 1.65 ~ 1.95V	$4 \cdot T_{LP1X}$		
Time that the new TX waits after the LP-10 state before transmitting the bridge state (LP-00) during a link turnaround	$T_{TAGURE}$	ns	IOVCC = DPHYVCC = 1.65 ~ 1.95V	$1 \cdot T_{LP1X}$	-	$2 \cdot T_{LP1X}$
Time that the new TX drives the bridge state (LP-00) after accepting control during a link turnaround	$T_{TAGET}$	ns	IOVCC = DPHYVCC = 1.65 ~ 1.95V	$5 \cdot T_{LP1X}$		
Length of any low-power state period	$T_{LPX}$	ns	IOVCC = DPHYVCC = 1.65 ~ 1.95V	50	-	-
Ratio of $T_{LPX(MASTER)}/T_{LPX(SLAVE)}$ between the master and slave sides	Ratio $T_{LPX}$	-	IOVCC = DPHYVCC = 1.65 ~ 1.95V	2/3	-	3/2
Time that the transmitter continues sending HS clock after the last associated data lane has transitioned to LP mode <sup>3</sup>	$T_{CLK-POST}$	ns	IOVCC = DPHYVCC = 1.65 ~ 1.95V	$60 \text{ ns} + 52 \text{ UI}$	-	-
$T_{CLK-PREPARE}$ + time for lead HS-0 drive period before starting the clock	$T_{CLK-PREPARE} + T_{CLK-ZERO}$	ns	IOVCC = DPHYVCC = 1.65 ~ 1.95V	300	-	-
Time that the HS clock is driven prior to any associated data lane beginning the transition from LP to HS mode	$T_{CLK-PRE}$	UI	IOVCC = DPHYVCC = 1.65 ~ 1.95V	8	-	-
Time to drive LP-00 to prepare for HS clock transmission	$T_{CLK-PREPARE}$	ns	IOVCC = DPHYVCC = 1.65 ~ 1.95V	38	-	95
Time to drive HS differential state after last payload clock bit of an HS transmission burst	$T_{CLK-TRAIL}$	ns	IOVCC = DPHYVCC = 1.65 ~ 1.95V	60	-	-
Time from the start of $T_{HS-TRAIL}$ period to the start of the LP-11 state <sup>2</sup>	$T_{EOT}$	ns	IOVCC = DPHYVCC = 1.65 ~ 1.95V	-	-	$105 \text{ ns} + n \cdot 12 \cdot UI$
Length of the low-power TX state period when using the DSI-2 clock <sup>4,5</sup>	$T_{LP1X1}$	UI	IOVCC = DPHYVCC = 1.65 ~ 1.95V	-	$1/f_{TXCLK}$	-
Length of the low-power TX state period when using the internal OSC clock <sup>4,5</sup>	$T_{LP1X2}$	ns	IOVCC = DPHYVCC = 1.65 ~ 1.95V	-	$4/f_{osc}$	-

1. If  $a > b$  then  $\max(a, b) = a$ , otherwise  $\max(a, b) = b$
2. Where  $n = 1$  for forward direction HS mode.
3. TD4330 works with this specification, although the last part of the internal process remains when the clock lane enters LP-11 and TD4330 works without the remaining process if  $t_{\text{CLK-POST}}$  is more than 512 UI.
4. TD4330 uses the DSI-2 clock from the host processor if the DSI-2 clock lane is active, and uses the internal oscillator clock if the DSI-2 clock lane is stopped.
5. See section 22.6 (DSI-2 Control Section (B6h) (D-PHY)) in this document for more information about the DSITXDIV register function.




Figure 22. Data to clock timing definitions<sup>1</sup>




Figure 23. D-PHY LP mode<sup>2</sup>




Figure 24. HS data transmission in bursts<sup>3</sup>

<sup>2</sup> MIPI Alliance Standard for D-PHY, Version 1.1 7-November-2011

<sup>3</sup> MIPI Alliance Standard for D-PHY, Version 1.1 7-November-2011




Figure 25. Switching the clock lane between clock transmission and LP mode<sup>4</sup>




Figure 26. D-PHY LP mode



## 8. POWER SEQUENCE (电源时序)

### 14. Supply On/Off Timing Specifications

TD4330 can be operated by supplying the VSP and VSN power supplies directly.




Figure 14. Power supply on/off timing

Table 26. Power supply specifications

Item	Symbol	Unit	Test Condition	Minimum	Maximum
VSP-VSN delay time (10% to 10%)	tPON1	μs	Power on	0	—
VSP-VSN delay time (50% to 50%)	tPON2	μs	Power on	0	—
System power on to VSP ON time	tsVSP	ms	Power on	1	—
VSN-VSP delay time (10% to 10%)	tPOFF1	μs	Power off	0	—
VSN-VSP delay time (50% to 50%)	tPOFF2	μs	Power off	0	—
VSP OFF to system power off time	thVSP	μs	Power off	0	—

**Note:** For reset timing information, see section 17.6 (Reset Timing Characteristics) in this document.



## 9. Optical Characteristics (光学特征)

Item 项目		Symbol (样品)	Condition (条件)	Min. (最小值)	Typ.(标准值)	Max. (最大值)	Unit (单位)	Remark (备注)
Response time (响应时间)	Rise (上升)	Tr +Tf	$\theta=0^\circ$	-	25	35	ms	Note 1 FIG.1
	+Fall (下降)							
Luminance (亮度)		Br	$\theta=0^\circ$	420	450	-	Cd/m <sup>2</sup>	Note 3 FIG.2
Luminance uniformity (亮度均匀性)		YU	$\theta=0^\circ$	-	80	-	%	Note 4 FIG.2
Contrast ratio (对比度)		CR	$\theta=0^\circ$	1000	1500	-	-	Note 2 FIG.2
Viewing angle(with Polarizer) (视角)	Top (顶部)		CR $\geq$ 10	70	80	-	degree	Note 6 FIG.3
	Bottom (底部)			70	80	-		
	Left (左边)			70	80	-		
	Right (右边)			70	80	-		
White Chromaticity (白色色度)		X	CIE	0.265	0.295	0.325	-	Note 5 FIG.2 CIE1931
		Y		0.285	0.315	0.345	-	
NTSC (色彩饱和度)			-	-	71	-	%	Note 5 FIG.2

### Note1. Definition of response time

The response time is defined as the LCD optical switching time interval between "White" state and "Black" state. Rise time ( $T_{ON}$ ) is the time between photo detector output intensity changed from 90% to 10%.

And fall time ( $T_{OFF}$ ) is the time between photo detector output intensity changed from 10% to 90%.

For additional information see FIG1.

### Note2. Definition of contrast ratio

Contrast ratio(Cr) is defined mathematically by the following formula.

For more information see FIG.2.

Contrast ratio=  $\frac{\text{Luminance measured when LCD on the "White" state}}{\text{Luminance measured when LCD on the "Black" state}}$



Measured at the center area of the LCD

**Note3. Definition of surface luminance**

Surface luminance is the luminance with all pixels displaying white.

For more information see FIG.2.

$L_v$  = Average Surface Luminance with all white pixels(P1,P2,P3, .....,Pn)

**Note4. Definition of luminance uniformity**

The luminance uniformity in surface luminance is determined by measuring luminance at each test position 1 through n, and then dividing the maximum luminance of n points luminance by minimum luminance of n points luminance. For more information see FIG.2.

$$Y_u = \frac{\text{Minimum surface luminance with all white pixels (P1,P2,P3,.....,Pn)}}{\text{Maximum surface luminance with all white pixels (P1,P2,P3,.....,Pn)}}$$

**Note5. Definition of color chromaticity (CIE1931)**

CIE (x,y) chromaticity, The x,y value is determined by screen active area center position P5. For more information see FIG.2.


**Note6. Definition of viewing angle**

Viewing angle is the angle at which the contrast ratio is greater than 10. angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface.

For more information see FIG.3.

For viewing angle and response time testing, the testing data is base on Autronic-Melchers's ConoScope or DMS series Instruments or compatible. For contrast ratio, Surface Luminance, Luminance uniformity and CIE, the testing data is base on TOPCON's BM-5or BM-7 photo detector or compatible.

**FIG.1. The definition of response Time**



**FIG.2. Measuring method for contrast ratio, surface luminance, luminance uniformity, CIE (x,y) chromaticity**

H,V : Active area

Light spot size  $\varnothing = 1.5\text{mm}$  (BM-7) 50cm distance or compatible distance from the LCM surface to detector lens.

Test spot position : see Figure a.

measurement instrument : TOPCON's luminance meter BM-7 or compatible ,see Figure b.




Figure a





Figure b

FIG.3. The definition of viewing angle






EASYQUICK TECHNOLOGY

# 10. LCD Module Outline dimensions (模组外形图)

PEC No.	MODEL No.	Revised	PAGE
EQ2025032701	EQT630BRD343G	Ver01	20






PEC No.	MODEL No.	Revised	PAGE
EQ2025032701	EQT630BRD343G	Ver01	21



## 11. Packaging Specification (包装规格)

- 1.1 Package quantity in one Box : TBD PCS
- 1.2 Box Size : TBD mm \* TBD mm \* TBD mm
- 1.3 1 BOX = TBD CARTON
- 1.4 1 CARTON = TBD (Full tray) + 1 (dummy / top tray) = TBD tray
- 1.5 1 TRAY = TBD PCS LCM

注：此为示意图

<p>1.将产品放入吸塑盘内，每盘放 X PCS产品</p> 	<p>2.将吸塑盘叠放在一起，N+1(空盘)，两端用胶带固定</p> 	<p>3.将打包好的吸塑放入到包装袋中</p> 
<p>4.将包装袋固定好为一小包，根据客户要求选择是否贴标签</p> 	<p>5.产品装箱，先在纸箱底部放一层纸板，接着放入1包产品，在包装好的产品上再放一层纸板，然后再放入一包打包好的产品，最后盖上一张纸板后封箱</p> 	<p>6.封箱后在外箱侧面贴外箱标签</p> 